projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dc574ab) | patch
[ARM] Implement ISB memory barrier intrinsic
authorYi Kong <Yi.Kong@arm.com>
Thu, 3 Jul 2014 16:00:41 +0000 (16:00 +0000)
committerYi Kong <Yi.Kong@arm.com>
Thu, 3 Jul 2014 16:00:41 +0000 (16:00 +0000)
commit93e52da641d66ca01c26c236cfab641ca405dd9d
treee790c89f4dc7c77cdcdbbbce30053f0f8eb6ae4etree | snapshot
parentdc574ab50038b2568016cff95cde3a9a758ef495commit | diff
[ARM] Implement ISB memory barrier intrinsic

Adds support for __builtin_arm_isb. Also corrects DSB and ISB instructions
modelling by adding has-side-effects property.

llvm-svn: 212276
llvm/include/llvm/IR/IntrinsicsARM.td diff | blob | history
llvm/lib/Target/ARM/ARMInstrInfo.td diff | blob | history
llvm/lib/Target/ARM/ARMInstrThumb2.td diff | blob | history
llvm/test/CodeGen/ARM/intrinsics-memory-barrier.ll [new file with mode: 0644] blob
Domain: System / Toolchain;