projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: eb2cf49) | patch
[AArch64] Add pipeline model for HiSilicon's TSV110
authorElvina Yakubova <elvina.yakubova@huawei.com>
Fri, 6 Nov 2020 22:22:35 +0000 (01:22 +0300)
committerElvina Yakubova <elvina.yakubova@huawei.com>
Fri, 6 Nov 2020 22:23:00 +0000 (01:23 +0300)
commit93b99728b1676d23ab5dabc606344230d25e7f4b
treefa8c2b1b9f76b781f118a603d2a30b62afa5afc4tree | snapshot
parenteb2cf49ba83086bd7b9ea28fbe562dd3bba5e081commit | diff
[AArch64] Add pipeline model for HiSilicon's TSV110

This patch adds the scheduling and cost model for TSV110.

Reviewed by: SjoerdMeijer, bryanpkc

Differential Revision: https://reviews.llvm.org/D89972
llvm/lib/Target/AArch64/AArch64.td diff | blob | history
llvm/lib/Target/AArch64/AArch64SchedTSV110.td [new file with mode: 0644] blob
llvm/test/CodeGen/AArch64/machine-combiner-madd.ll diff | blob | history
llvm/test/CodeGen/AArch64/preferred-function-alignment.ll diff | blob | history
Domain: System / Toolchain;