projects / contrib / beignet.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b38e5b0) | patch
Revert "GBE: refine post register allocation scheduling for global buffers."
authorZhigang Gong <zhigang.gong@intel.com>
Thu, 28 Aug 2014 05:58:31 +0000 (13:58 +0800)
committerZhigang Gong <zhigang.gong@intel.com>
Thu, 28 Aug 2014 06:39:23 +0000 (14:39 +0800)
commit8fe0d2dcbbd11ac5c99d74e7ecb87a7bb5ae06a6
treeee4646e14cd6a6d8c270955135dff6d9d07ba073tree | snapshot
parentb38e5b01a2b4c8e22d1d0fe0ec5b0b0dfdd01d86commit | diff
Revert "GBE: refine post register allocation scheduling for global buffers."

Different BTI buffer may point to the same memory. Let's not
change the load/store sequence. This fix a regression at the
opencv test suite OCL_Channels/MixChannels.Accuracy/8.

This reverts commit 435f63e9fde93c38331bf0231df5ee8625f88a62.

Singed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Reviewed-by: Ruiling Song <ruiling.song@intel.com>
backend/src/backend/gen_insn_scheduling.cpp diff | blob | history
Domain: SCM / Uncategorized;