imx8m: ddr: Disable CA VREF Training for LPDDR4
authorYe Li <ye.li@nxp.com>
Fri, 19 Mar 2021 07:57:14 +0000 (15:57 +0800)
committerStefano Babic <sbabic@denx.de>
Thu, 8 Apr 2021 07:18:29 +0000 (09:18 +0200)
commit8f9f6ba85556a4ab9f1df93d85ff44ce0dbbd4fa
tree202fc206bcd9b7023f816a9d03454925e0c45d3c
parentc0e2f76b697d67fd26e6fe47a11fd8d2f7ca833f
imx8m: ddr: Disable CA VREF Training for LPDDR4

Users reported LPDDR4 MR12 value is set to 0 during PHY training,
not the value from FSP timing structure, which cause compliance test failed.
The root cause is the CATrainOpt[0] is set to 1 in 2D FSP timing
but not set in 1D.  According to PHY training application node,
to enable the feature both 1D and 2D need set this field to 1,
otherwise the training result will be incorrect.
The PHY training doc also recommends to set CATrainOpt[0] to 0 to use
MR12 value from message block (FSP structure). So update the LPDDR4
scripts of all mscale to clear CATrainOpt[0].

Signed-off-by: Ye Li <ye.li@nxp.com>
Reviewed-by: Jacky Bai <ping.bai@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
board/freescale/imx8mn_evk/lpddr4_timing_ld.c
board/freescale/imx8mp_evk/lpddr4_timing.c