clk: tegra: add Tegra specific clocks
authorPrashant Gaikwad <pgaikwad@nvidia.com>
Fri, 11 Jan 2013 07:46:20 +0000 (13:16 +0530)
committerStephen Warren <swarren@nvidia.com>
Mon, 28 Jan 2013 18:19:07 +0000 (11:19 -0700)
commit8f8f484bf355e546c62c47b8a8c8d19b28787798
treecd64be7c876f3bdc9bcf8d06d7c02304bbffc93e
parent9598566721fe7524cca575975ea7e8ea2e27a71b
clk: tegra: add Tegra specific clocks

Add Tegra specific clocks, pll, pll_out, peripheral, frac_divider, super.

Signed-off-by: Prashant Gaikwad <pgaikwad@nvidia.com>
[swarren: alloc sizeof(*foo) not sizeof(struct foo), add comments re:
storing pointers to stack variables, make a timeout loop more idiomatic,
use _clk_pll_disable() not clk_disable_pll() from _program_pll() to
avoid redundant lock operations, unified tegra_clk_periph() and
tegra_clk_periph_nodiv(), unified tegra_clk_pll{,e}, rename all clock
registration functions so they don't have the same name as the clock
structs, return -EINVAL from clk_plle_enable when matching table rate
not found, pass ops to _tegra_clk_register_pll rather than a bool.]
Acked-by: Mike Turquette <mturquette@linaro.org>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
drivers/clk/Makefile
drivers/clk/tegra/Makefile [new file with mode: 0644]
drivers/clk/tegra/clk-audio-sync.c [new file with mode: 0644]
drivers/clk/tegra/clk-divider.c [new file with mode: 0644]
drivers/clk/tegra/clk-periph-gate.c [new file with mode: 0644]
drivers/clk/tegra/clk-periph.c [new file with mode: 0644]
drivers/clk/tegra/clk-pll-out.c [new file with mode: 0644]
drivers/clk/tegra/clk-pll.c [new file with mode: 0644]
drivers/clk/tegra/clk-super.c [new file with mode: 0644]
drivers/clk/tegra/clk.c [new file with mode: 0644]
drivers/clk/tegra/clk.h [new file with mode: 0644]