review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Matt Arsenault <Matthew.Arsenault@amd.com>
	Fri, 31 Mar 2017 19:53:03 +0000 (19:53 +0000)
committer	Matt Arsenault <Matthew.Arsenault@amd.com>
	Fri, 31 Mar 2017 19:53:03 +0000 (19:53 +0000)
commit	8edfaee7be8ba17cd054a90055c91a18c4d239e3
tree	f2cc356ac8fcce91d9ab50e1eff2e762995700a0	tree \| snapshot
parent	3c99441ef4c5325ac3d9e771defae20907245400	commit \| diff

AMDGPU: Remove unnecessary ands when f16 is legal

Add a new node to act as a fancy bitcast from f16 operations to
i32 that implicitly zero the high 16-bits of the result.

Alternatively could try making v2f16 legal and canonicalizing
on build_vectors.

llvm-svn: 299246

27 files changed:

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td		diff \| blob \| history
llvm/lib/Target/AMDGPU/SIISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/SIISelLowering.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/SIInstructions.td		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/fabs.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/fadd.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/fcanonicalize.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/fmul.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/fptrunc.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/fsub.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.ceil.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.cos.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.exp2.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.floor.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.fmuladd.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.log2.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.rint.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.sin.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.sqrt.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/llvm.trunc.f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/sdwa-peephole.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/v_mac_f16.ll		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom