projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b3780af) | patch
[RISCV] Prefer vmsle.vi vX, vY, -1 over vslt.vx vX, vY, x0.
authorCraig Topper <craig.topper@sifive.com>
Mon, 24 Apr 2023 18:45:27 +0000 (11:45 -0700)
committerCraig Topper <craig.topper@sifive.com>
Mon, 24 Apr 2023 18:45:27 +0000 (11:45 -0700)
commit8e091b1220e09c0c1000ed676c1c92a09e871129
tree642be68009a13a96433b93cdd40417c7840d3288tree | snapshot
parentb3780af3b3cdcb9881999de382d4f4bb675c7cd7commit | diff
[RISCV] Prefer vmsle.vi vX, vY, -1 over vslt.vx vX, vY, x0.

If a target hasn't optimized scalar to vector transfers for x0,
using an immediate may be more efficient.
llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/setcc-integer.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/sshl_sat_vec.ll diff | blob | history
Domain: System / Toolchain;