review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: d60ff75) | patch

author	Matt Arsenault <Matthew.Arsenault@amd.com>
	Mon, 9 Sep 2019 18:43:29 +0000 (18:43 +0000)
committer	Matt Arsenault <Matthew.Arsenault@amd.com>
	Mon, 9 Sep 2019 18:43:29 +0000 (18:43 +0000)
commit	8bc05d7d603e3964c811fd65235f276858104fbb
tree	e9118f3fdcc30762641f434771f9d6dac42d3cc4	tree \| snapshot
parent	d60ff75b562b56177dfe9337f123637bf904f884	commit \| diff

AMDGPU: Make VReg_1 size be 1

This was getting chosen as the preferred 32-bit register class based
on how TableGen selects subregister classes.

llvm-svn: 371438

Domain: System / Toolchain;