projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cd74127) | patch
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
authorAlex Bradbury <asb@lowrisc.org>
Wed, 13 Mar 2019 16:33:45 +0000 (16:33 +0000)
committerAlex Bradbury <asb@lowrisc.org>
Wed, 13 Mar 2019 16:33:45 +0000 (16:33 +0000)
commit8a70468a2700b28d96199551710a68c92515ce3a
tree9cdf8c3fc73405cf6c93add50272ba5ecabd2ff5tree | snapshot
parentcd74127d28c1dc78be18cea55e6a7c65ef382c88commit | diff
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer

This follows similar logic in the ARM and Mips backends, and allows the free
use of s0 in functions without a dedicated frame pointer. The changes in
callee-saved-gprs.ll most clearly show the effect of this patch.

llvm-svn: 356063
20 files changed:
llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp diff | blob | history
llvm/test/CodeGen/RISCV/atomic-rmw.ll diff | blob | history
llvm/test/CodeGen/RISCV/bswap-ctlz-cttz-ctpop.ll diff | blob | history
llvm/test/CodeGen/RISCV/callee-saved-gprs.ll diff | blob | history
llvm/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-common.ll diff | blob | history
llvm/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-ilp32d-common.ll diff | blob | history
llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll diff | blob | history
llvm/test/CodeGen/RISCV/calling-conv-lp64-lp64f-common.ll diff | blob | history
llvm/test/CodeGen/RISCV/calling-conv-lp64.ll diff | blob | history
llvm/test/CodeGen/RISCV/calls.ll diff | blob | history
llvm/test/CodeGen/RISCV/double-intrinsics.ll diff | blob | history
llvm/test/CodeGen/RISCV/double-mem.ll diff | blob | history
llvm/test/CodeGen/RISCV/float-br-fcmp.ll diff | blob | history
llvm/test/CodeGen/RISCV/float-intrinsics.ll diff | blob | history
llvm/test/CodeGen/RISCV/float-mem.ll diff | blob | history
llvm/test/CodeGen/RISCV/large-stack.ll diff | blob | history
llvm/test/CodeGen/RISCV/remat.ll diff | blob | history
llvm/test/CodeGen/RISCV/rv32i-rv64i-float-double.ll diff | blob | history
llvm/test/CodeGen/RISCV/umulo-128-legalisation-lowering.ll diff | blob | history
llvm/test/CodeGen/RISCV/vararg.ll diff | blob | history
Domain: System / Toolchain;