target-mips: add exception base to MIPS CPU
authorLeon Alrae <leon.alrae@imgtec.com>
Thu, 9 Jun 2016 09:46:50 +0000 (10:46 +0100)
committerLeon Alrae <leon.alrae@imgtec.com>
Tue, 12 Jul 2016 08:10:14 +0000 (09:10 +0100)
commit89777fd10fc3dd573c3b4d1b2efdd10af823c001
tree0b761b2e015b2925b09528a20cab1035a53ce79d
parent19494f811a43c6bc226aa272d86300d9229224fe
target-mips: add exception base to MIPS CPU

Replace hardcoded 0xbfc00000 with exception_base which is initialized with
this default address so there is no functional change here.
However, it is now exposed and consequently it will be possible to modify
it from outside of the CPU.

Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
target-mips/cpu.h
target-mips/helper.c
target-mips/translate.c