projects / platform / kernel / linux-rpi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8005c49) | patch
ASoC: fsl_esai: ETDR and TX0~5 registers are non volatile
authorZidan Wang <zidan.wang@freescale.com>
Mon, 26 Oct 2015 07:19:02 +0000 (15:19 +0800)
committerMark Brown <broonie@kernel.org>
Mon, 16 Nov 2015 10:06:01 +0000 (10:06 +0000)
commit8973112aa41b8ad956a5b47f2fe17bc2a5cf2645
tree6870e846dee1d79a83ad066ad6348aba46e7fd53tree | snapshot
parent8005c49d9aea74d382f474ce11afbbc7d7130beccommit | diff
ASoC: fsl_esai: ETDR and TX0~5 registers are non volatile

ETDR and TX0~5 registers are writable and not readable. So they are non
volatile. Remove them from volatile list, and add default register value for
them.

Signed-off-by: Zidan Wang <zidan.wang@freescale.com>
Acked-by: Nicolin Chen <nicoleotsuka@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
sound/soc/fsl/fsl_esai.c diff | blob | history
Domain: System / Kernel;