projects / profile / ivi / kernel-x86-ivi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3f5d081) | patch
ARM: cache: tauros2: add disable and resume callback
authorChao Xie <chao.xie@marvell.com>
Mon, 7 May 2012 03:23:59 +0000 (11:23 +0800)
committerHaojian Zhuang <haojian.zhuang@gmail.com>
Mon, 7 May 2012 03:43:48 +0000 (11:43 +0800)
commit89326f76b7ae602eb6a2d3e4cc028190fc8d480f
tree29d55ffa2b9c46f22962e6a7ff08e3b04e9b0dbetree | snapshot
parent3f5d081957cee794fe2937bb7edafa7ac949044dcommit | diff
ARM: cache: tauros2: add disable and resume callback

For the SOC chips using tauros2 cache, will need disable
and resume tauros2 cache for SOC suspend/resume.

Signed-off-by: Chao Xie <chao.xie@marvell.com>
Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com>
arch/arm/mm/cache-tauros2.c diff | blob | history
Domain: System / Uncategorized;