projects / platform / upstream / coreclr.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 864c038) | patch
[Tizen] Implement ASan wrapper for Linux ARM32
authorVyacheslav Cherkashin <v.cherkashin@samsung.com>
Mon, 22 Jul 2019 10:40:47 +0000 (13:40 +0300)
committer이형주/Common Platform Lab(SR)/Staff Engineer/삼성전자 <leee.lee@samsung.com>
Thu, 10 Oct 2019 23:34:37 +0000 (08:34 +0900)
commit865d7597c2476f339605bd07a3ad70f15187b0ac
tree9166c8180129745be2427ed2fc43e65ca78b500atree | snapshot
parent864c0382fe4f332b1fb4a1e6bbea81dd1172cdfccommit | diff
[Tizen] Implement ASan wrapper for Linux ARM32

This commit implements wrappers that allow interception transitions
from managed to external unmanaged code (CIL -> native) and back
(native -> CIL). This allows enable/disable ASan during transitions.
Due to this, we sanitize only external code, which allows us to
achieve acceptable performance.

Change-Id: I53ecdc14d28f7210cd9e7f5bd4db0c8ef5ed81fc
Signed-off-by: Vyacheslav Cherkashin <v.cherkashin@samsung.com>
src/vm/CMakeLists.txt diff | blob | history
src/vm/arm/stubs.cpp diff | blob | history
src/vm/arm/tizenasanenv.S [new file with mode: 0644] blob
src/vm/dllimport.cpp diff | blob | history
src/vm/tizenasanenv.cpp [new file with mode: 0644] blob
src/vm/tizenasanenv.h [new file with mode: 0644] blob
Domain: Dotnet / Core;