projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 77044a4) | patch
[RISCV] Remove AnyReg RegisterClass used by .insn instructions. Use custom operand...
authorCraig Topper <craig.topper@sifive.com>
Wed, 22 Mar 2023 17:24:57 +0000 (10:24 -0700)
committerCraig Topper <craig.topper@sifive.com>
Wed, 22 Mar 2023 17:31:58 +0000 (10:31 -0700)
commit84de01908b58f3aa25cc3dc700a8a1b01b5263f0
treeccaf814a7e004d6cdb1982dc3e367fc1814ca950tree | snapshot
parent77044a47b4dec308e02c796e7951ab1745a7f53ccommit | diff
[RISCV] Remove AnyReg RegisterClass used by .insn instructions. Use custom operand instead.

The fake register class interferes too much with the autogenerated
register class tables. Especially the fake spill size.

I'm working on .insn support for compressed instructions and adding
AnyRegC broke CodeGen.
llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfo.td diff | blob | history
llvm/lib/Target/RISCV/RISCVRegisterInfo.td diff | blob | history
Domain: System / Toolchain;