clk: exynos5433: Extend list of available AUD_PLL output frequencies
authorSylwester Nawrocki <s.nawrocki@samsung.com>
Mon, 12 Feb 2018 15:52:27 +0000 (16:52 +0100)
committerSylwester Nawrocki <s.nawrocki@samsung.com>
Wed, 14 Feb 2018 15:01:33 +0000 (16:01 +0100)
commit83942bdd992ff347442ec72d86c2d77fe51a0270
treea841d2293fdd37c3b71442569f30cee5ed004ffe
parent5c7979246ead98a7269f418d81a637dd056a1be7
clk: exynos5433: Extend list of available AUD_PLL output frequencies

Add one more entry to the exynos5433_aud_pll_rates table, this allows
to support audio sample rates: 48000, 96000, 192000 Hz with minimum
error. The M, P, S, K values re confirmed by the HW team.

Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
drivers/clk/samsung/clk-exynos5433.c