projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1c93f09) | patch
[PowerPC] Add Vector Extract Double Instruction Definitions and MC tests.
authorbiplmish <biplmish@in.ibm.com>
Mon, 27 Jul 2020 04:56:19 +0000 (23:56 -0500)
committerbiplmish <biplmish@in.ibm.com>
Mon, 27 Jul 2020 04:56:19 +0000 (23:56 -0500)
commit825ed2d43d6f3e981ae5d2bbd3b2f4f4fbc2fc39
tree39aa890ba92b4249c8404eace1cc394765c7d941tree | snapshot
parent1c93f09bf34c2f7a9e6b1753cc2edb41609cd544commit | diff
[PowerPC] Add Vector Extract Double Instruction Definitions and MC tests.

This patch adds the td definitions and asm/disasm tests for the following instructions:

Vector Extract Double Left Index - vextdubvlx, vextduhvlx, vextduwvlx, vextddvlx
Vector Extract Double Right Index - vextdubvrx, vextduhvrx, vextduwvrx, vextddvrx

Differential Revision: https://reviews.llvm.org/D84384
llvm/lib/Target/PowerPC/PPCInstrPrefix.td diff | blob | history
llvm/test/MC/Disassembler/PowerPC/ppc64-encoding-ISA31.txt diff | blob | history
llvm/test/MC/PowerPC/ppc64-encoding-ISA31.s diff | blob | history
Domain: System / Toolchain;