projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7abdb2b) | patch
[X86] Speculatively fix to X86AvoidStoreForwardingBlocks not deference a machine...
authorCraig Topper <craig.topper@intel.com>
Wed, 24 Jun 2020 07:10:36 +0000 (00:10 -0700)
committerCraig Topper <craig.topper@intel.com>
Wed, 24 Jun 2020 07:13:58 +0000 (00:13 -0700)
commit8172ed91f8ff753fb3042f39b0d43aed89fdd3e6
treeb5f2df97754ee80d7f76b41781530c525d75d33etree | snapshot
parent7abdb2b948fa3f86510debed8c760d14fd78f35fcommit | diff
[X86] Speculatively fix to X86AvoidStoreForwardingBlocks not deference a machine mem operand if there isn't one present.

Eric Christopher informed me that FastISel memcpy handling creates
load/store instructions without mem operands. We should fix that,
but I doubt that's the only case of missed mem operands so seems
better to be defensive here.

I don't have a test case yet, but I'll try to add one if i get a
test from Eric.
llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp diff | blob | history
Domain: System / Toolchain;