projects / platform / kernel / u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 93a203d) | patch
binman: btool: Add Xilinx Bootgen btool
authorLukas Funke <lukas.funke@weidmueller.com>
Thu, 3 Aug 2023 15:22:13 +0000 (17:22 +0200)
committerSimon Glass <sjg@chromium.org>
Sat, 5 Aug 2023 17:31:59 +0000 (11:31 -0600)
commit7f51fe5c6db21592f7f2a914b2dab3f67e765d8b
tree7aa24d7766101adb969de3441287fca3ac1ac496tree | snapshot
parent93a203d38b520db64e041e66f6bdad39ee5a3366commit | diff
binman: btool: Add Xilinx Bootgen btool

Add the Xilinx Bootgen as bintool. Xilinx Bootgen is used to create
bootable SPL (FSBL in Xilinx terms) images for Zynq/ZynqMP devices. The
btool creates a signed version of the SPL. Additionally to signing the
key source for the decryption engine can be passend to the boot image.

Signed-off-by: Lukas Funke <lukas.funke@weidmueller.com>
tools/binman/bintools.rst diff | blob | history
tools/binman/btool/bootgen.py [new file with mode: 0644] blob
Domain: System / Kernel;