projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5e3df94) | patch
[RISCV] Support SB/SH/SW in hasAllWUsers in RISCVSExtWRemoval.
authorCraig Topper <craig.topper@sifive.com>
Wed, 9 Nov 2022 19:14:21 +0000 (11:14 -0800)
committerCraig Topper <craig.topper@sifive.com>
Wed, 9 Nov 2022 19:32:19 +0000 (11:32 -0800)
commit7f018b45f937afcdff2acaa5cfa05825ddbeb1b7
tree0eba6767a55b3dd91eff520c231104f30b60cce8tree | snapshot
parent5e3df94a1798a756a6bbe31a4c4f1f4009990c15commit | diff
[RISCV] Support SB/SH/SW in hasAllWUsers in RISCVSExtWRemoval.

After D137446 we can see which operand is the user. If the user
is the value operand of a SB/SH/SW then the upper 32 bits aren't
used.

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D137448
llvm/lib/Target/RISCV/RISCVSExtWRemoval.cpp diff | blob | history
llvm/test/CodeGen/RISCV/sextw-removal.ll diff | blob | history
Domain: System / Toolchain;