projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b4e7118) | patch
[RegisterBankInfo] Allow to set a register class when nothing else is set
authorQuentin Colombet <qcolombet@apple.com>
Thu, 22 Dec 2016 21:56:26 +0000 (21:56 +0000)
committerQuentin Colombet <qcolombet@apple.com>
Thu, 22 Dec 2016 21:56:26 +0000 (21:56 +0000)
commit7e1f66d6f5d679632b279b64bb1a0f338104730c
tree3b0a14e14c1589cbc8eba82cb6360d523df42461tree | snapshot
parentb4e71185b28ff60b47ecfe8ccae99e073562af25commit | diff
[RegisterBankInfo] Allow to set a register class when nothing else is set

This is going to be needed to be able to constraint register class on
target specific instruction while the RegBankSelect pass did not run
yet.

llvm-svn: 290375
llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp diff | blob | history
Domain: System / Toolchain;