projects / platform / upstream / gcc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a7d5515) | patch
re PR middle-end/80173 (ICE in store_bit_field_1, at expmed.c:787)
authorJakub Jelinek <jakub@redhat.com>
Fri, 31 Mar 2017 06:38:35 +0000 (08:38 +0200)
committerJakub Jelinek <jakub@gcc.gnu.org>
Fri, 31 Mar 2017 06:38:35 +0000 (08:38 +0200)
commit7d790165457c7c6912ed98da4a64d9b020c6f483
treea2de62c5d9b9d71a0b6cd2125e29b6575d8fc3d4tree | snapshot
parenta7d551541989a53c964d5cc54359069bf4cf919acommit | diff
re PR middle-end/80173 (ICE in store_bit_field_1, at expmed.c:787)

PR middle-end/80173
* expmed.c (store_bit_field_1): Don't attempt to create
a word subreg out of hard registers wider than word if they
have HARD_REGNO_NREGS of 1 for their mode.

* gcc.target/i386/pr80173.c: New test.

From-SVN: r246608
gcc/ChangeLog diff | blob | history
gcc/expmed.c diff | blob | history
gcc/testsuite/ChangeLog diff | blob | history
gcc/testsuite/gcc.target/i386/pr80173.c [new file with mode: 0644] blob
Domain: System / Toolchain;