projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5d7248e) | patch
ARM: dts: spear3xx: Add spear320s dtsi
authorHerve Codina <herve.codina@bootlin.com>
Thu, 2 Dec 2021 09:52:55 +0000 (10:52 +0100)
committerArnd Bergmann <arnd@arndb.de>
Mon, 13 Dec 2021 16:13:54 +0000 (17:13 +0100)
commit7cf4cc3e8524989f9f1619ba49726576a46ee32d
tree6e2aac0a7e7184aadf18caeed6fcf886fba4e8bctree | snapshot
parent5d7248e956e68f257b46cdfcee465792086e2c01commit | diff
ARM: dts: spear3xx: Add spear320s dtsi

The SPEAr320s SOC is a SPEAr320 SOC variant.

Mostly identical to the SPEAr320 SOC variant, it has a
new interrupt routing for PL_PGIOs.

Add spear320s.dtsi to handle SPEAr320s SOC

Signed-off-by: Herve Codina <herve.codina@bootlin.com>
Link: https://lore.kernel.org/r/20211202095255.165797-7-herve.codina@bootlin.com'
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
arch/arm/boot/dts/spear320s.dtsi [new file with mode: 0644] blob
Domain: System / Kernel;