projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ae3ab4f) | patch
[RISCV] Use 0 for Log2SEW for vle1/vse1 intrinsics to enable vsetvli optimization.
authorCraig Topper <craig.topper@sifive.com>
Tue, 8 Jun 2021 05:40:54 +0000 (22:40 -0700)
committerCraig Topper <craig.topper@sifive.com>
Tue, 8 Jun 2021 05:41:14 +0000 (22:41 -0700)
commit7c4e9a68264ffeef6178865be76c45c4fb6390af
tree5a149d54e61206665d04d134eb739e062a9f501ftree | snapshot
parentae3ab4f0ec6190ebc19775002b59a36c06848bf3commit | diff
[RISCV] Use 0 for Log2SEW for vle1/vse1 intrinsics to enable vsetvli optimization.

Missed in D103299.
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp diff | blob | history
llvm/test/CodeGen/RISCV/rvv/vse1-rv32.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/vse1-rv64.ll diff | blob | history
Domain: System / Toolchain;