projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 329b972) | patch
[RISCV] Add test case for missed opportunity to use ANDI.
authorCraig Topper <craig.topper@sifive.com>
Mon, 29 Aug 2022 20:12:38 +0000 (13:12 -0700)
committerCraig Topper <craig.topper@sifive.com>
Mon, 29 Aug 2022 21:02:07 +0000 (14:02 -0700)
commit7c17b0afb10590b7c0fd2e63f9a82e1c49c3fec3
tree0f012dc6809d1a45ee548b07357765229bf00218tree | snapshot
parent329b972d416a3dc23ab3eacb17b884ead03af8e5commit | diff
[RISCV] Add test case for missed opportunity to use ANDI.

Immediate was messed up by SimplfyDemandedBits.
llvm/test/CodeGen/RISCV/rv64i-demanded-bits.ll diff | blob | history
Domain: System / Toolchain;