projects / platform / upstream / coreclr.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 70e070d) | patch
[RyuJIT/ARM32] Unassign a double register properly in allocateBusyReg()
authorHyung-Kyu Choi <hk0110.choi@samsung.com>
Wed, 2 Aug 2017 09:35:53 +0000 (18:35 +0900)
committerHyung-Kyu Choi <hk0110.choi@samsung.com>
Wed, 2 Aug 2017 09:38:47 +0000 (18:38 +0900)
commit7b8dc3fd1ba66de23f25b173a35959b28648fc56
treef0e07720c3af5e5af9086d2cb613b0533d5fff68tree | snapshot
parent70e070d44b3b6fb328d5e2b18ec85211bc19cdb3commit | diff
[RyuJIT/ARM32] Unassign a double register properly in allocateBusyReg()

- Introduce a helper, `unassignDoublePhysReg()` for ARM32
- Update `allocateBusyReg()` for ARM32 using `unassignDoublePhysReg()`

Signed-off-by: Hyung-Kyu Choi <hk0110.choi@samsung.com>
src/jit/lsra.cpp diff | blob | history
src/jit/lsra.h diff | blob | history