projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e33bc31) | patch
Allow targets to opt-in to codegen in SCC order
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Tue, 4 Apr 2017 23:44:46 +0000 (23:44 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Tue, 4 Apr 2017 23:44:46 +0000 (23:44 +0000)
commit7b0d947404cf4e5faba84de0a2e29da5127a3a83
tree69c13c7ae5afbd981062f1323fa24bc1200263adtree | snapshot
parente33bc31df448c21ad0728b9aec46f9355acc9926commit | diff
Allow targets to opt-in to codegen in SCC order

Decouple this setting from EnableIRPA.

To support function calls on AMDGPU, it is necessary to
report the global register usage throughout the kernel's
call graph, so callees need to be handled first.

llvm-svn: 299487
llvm/include/llvm/CodeGen/TargetPassConfig.h diff | blob | history
llvm/lib/CodeGen/TargetPassConfig.cpp diff | blob | history
Domain: System / Toolchain;