projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 680c71b) | patch
[X86][SchedModel] Add missing ReadAdvance for some arithmetic ops (PR51318 and PR51322).
authorAndrea Di Biagio <andrea.dibiagio@sony.com>
Tue, 3 Aug 2021 16:10:42 +0000 (17:10 +0100)
committerAndrea Di Biagio <andrea.dibiagio@sony.com>
Wed, 4 Aug 2021 16:50:22 +0000 (17:50 +0100)
commit7a1a35a1d1ae2e69769505c9f39910067c53d53b
treeca6c3aac2639d1d11802dc70f358a0c9e91a1bf0tree | snapshot
parent680c71b127a995389869f51eaef24c7e9d0b2505commit | diff
[X86][SchedModel] Add missing ReadAdvance for some arithmetic ops (PR51318 and PR51322).

This fixes a bug where implicit uses of EFLAGS were not marked as ReadAdvance in
the RM/MR variants of ADC/SBB (PR51318)

This also fixes the absence of ReadAdvance for the register operand of
RMW arithmetic instructions (PR51322).

Differential Revision: https://reviews.llvm.org/D107367
llvm/lib/Target/X86/X86InstrArithmetic.td diff | blob | history
llvm/test/tools/llvm-mca/X86/BtVer2/adc-sequence-readadvance.s diff | blob | history
llvm/test/tools/llvm-mca/X86/BtVer2/rmw-adc-sequence-readadvance.s diff | blob | history
llvm/test/tools/llvm-mca/X86/BtVer2/rmw-add-sequence-readadvance.s diff | blob | history
Domain: System / Toolchain;