review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Fraser Cormack <fraser@codeplay.com>
	Thu, 13 May 2021 11:35:03 +0000 (12:35 +0100)
committer	Fraser Cormack <fraser@codeplay.com>
	Thu, 13 May 2021 11:41:00 +0000 (12:41 +0100)
commit	797e580db9837839ab11711733b5de52249f187c
tree	3b6bca8d7af6d4f59e10a23ecfbdf5ea57e91d5f	tree \| snapshot
parent	3eaf2358556d377ae5a8f2c942d92af1c1521cfc	commit \| diff

[RISCV][NFC] Simplify test run lines

Several tests had -verify-machineinstrs twice, and several tests were
explicitly specifying the default FileCheck prefix of CHECK.

42 files changed:

llvm/test/CodeGen/RISCV/rvv/extractelt-i1.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-abs.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-subvector.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-conv.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-shuffles.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-splat.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-vrgather.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-i2fp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-subvector.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-exttrunc.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-shuffles.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-splat.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-vrgather.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-buildvec.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-load-store.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-logic.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-splat.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-fp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-fp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vnsra-vnsrl.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/stepvector.ll		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom