projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: af6d138) | patch
[ConstraintElim] Port `mul nuw` for unsigned to `mul nsw` to signed.
authorFlorian Hahn <flo@fhahn.com>
Tue, 25 Apr 2023 19:34:14 +0000 (20:34 +0100)
committerFlorian Hahn <flo@fhahn.com>
Tue, 25 Apr 2023 19:36:09 +0000 (20:36 +0100)
commit78bb06b1270c5d266dc080e31a7fed2075b02052
tree3795a8eba7ed89f813cd2a5c0db62d467c954346tree | snapshot
parentaf6d1385f2e14a7a405112089faae6fde1e627d0commit | diff
[ConstraintElim] Port `mul nuw` for unsigned to `mul nsw` to signed.

Add handling for `mul nsw` for signed systems based on the logic for
`mul nuw` for unsigned.
llvm/lib/Transforms/Scalar/ConstraintElimination.cpp diff | blob | history
llvm/test/Transforms/ConstraintElimination/mul-nsw.ll diff | blob | history
Domain: System / Toolchain;