projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 87f3ff3) | patch
[RISCV] Improve selection for vector fpclass.
authorJianjian GUAN <jacquesguan@me.com>
Fri, 2 Jun 2023 04:01:10 +0000 (12:01 +0800)
committerJianjian GUAN <jacquesguan@me.com>
Tue, 6 Jun 2023 02:24:24 +0000 (10:24 +0800)
commit77da27b5e36ce74ad584da331b568d6d757343a8
tree052e5e7af86c85cca41cf1373e6bc5744dbaf4d7tree | snapshot
parent87f3ff3e55e67709c3455a7ba105424be8ae84f2commit | diff
[RISCV] Improve selection for vector fpclass.

Since vfclass intruction will only set one single bit in the result, so if we only want to check 1 fp class, we could use vmseq to do it.

Reviewed By: craig.topper

Differential Revision: https://reviews.llvm.org/D151967
llvm/lib/Target/RISCV/RISCVISelLowering.cpp diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfclass.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/vfclass-sdnode.ll diff | blob | history
Domain: System / Toolchain;