projects / profile / ivi / kernel-x86-ivi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5a4a4ad) | patch
MIPS: Loongson: Mark cascade interrupts IRQF_NO_THREAD
authorWu Zhangjin <wuzhangjin@gmail.com>
Sat, 23 Jul 2011 12:41:24 +0000 (12:41 +0000)
committerRalf Baechle <ralf@linux-mips.org>
Wed, 21 Sep 2011 15:52:22 +0000 (17:52 +0200)
commit77cbece76723dc9e77497c042827155388bdae6d
tree1e5088ac11f3192beb09a7d8718d88a84ace6e73tree | snapshot
parent5a4a4ad851dd8db2d888fb86c8bd946b2ae79f60commit | diff
MIPS: Loongson: Mark cascade interrupts IRQF_NO_THREAD

There are two cascade interrupts in Loongson machines, one for bonito
northbridge, another for the 8259A controller in the southbridge. Both
want to be non threaded.

Signed-off-by: Wu Zhangjin <wuzhangjin@gmail.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Cc: linux-mips@linux-mips.org
Cc: Wu Zhangjin <wuzhangjin@gmail.com>
Patchwork: https://patchwork.linux-mips.org/patch/2638/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/loongson/fuloong-2e/irq.c diff | blob | history
arch/mips/loongson/lemote-2f/irq.c diff | blob | history
Domain: System / Uncategorized;