projects / platform / kernel / linux-rpi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b5f7c6a) | patch
clk: renesas: r8a779f0: Fix Ethernet Switch clocks
authorGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 15 Nov 2022 08:34:14 +0000 (09:34 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Wed, 16 Nov 2022 08:05:59 +0000 (09:05 +0100)
commit777bcc85e1fbadfea1927e828165102cf5050b53
tree4a7d33363ca6ff1d3421c2077435c599bfa47d5btree | snapshot
parentb5f7c6a507718b45be0d71fcf7eaa933ee738a9ecommit | diff
clk: renesas: r8a779f0: Fix Ethernet Switch clocks

The RSwitch2 and EtherTSN-IF clocks were accidentally mixed up.
While at it, rename them to better match the (future) documentation.

Fixes: a3b4137a4d4023e6 ("clk: renesas: r8a779f0: Add Ethernet Switch clocks")
Tested-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Link: https://lore.kernel.org/r/99b8b41bd2c5043c9e457862ef4bc144869eca58.1668501212.git.geert+renesas@glider.be
drivers/clk/renesas/r8a779f0-cpg-mssr.c diff | blob | history
Domain: System / Kernel;