projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9a99d23) | patch
[X86] Add support for vex, vex2, vex3, and evex for MASM
authorLiu, Chen3 <chen3.liu@intel.com>
Fri, 30 Oct 2020 03:11:35 +0000 (11:11 +0800)
committerLiu, Chen3 <chen3.liu@intel.com>
Fri, 20 Nov 2020 08:20:19 +0000 (16:20 +0800)
commit776f92e06759e2491018f66ea334adb687337f1c
tree1838c29ae0386c497cd93cafcbed3cb161cfb92atree | snapshot
parent9a99d23a1b06894da6e772b76fcf5b0ccc5a8f53commit | diff
[X86] Add support for vex, vex2, vex3, and evex for MASM

For MASM syntax, the prefixes are not enclosed in braces.
The assembly code should like:
  "evex vcvtps2pd xmm0, xmm1"

Differential Revision: https://reviews.llvm.org/D90441
clang/lib/AST/Stmt.cpp diff | blob | history
clang/test/CodeGen/X86/ms-inline-asm-prefix.c [new file with mode: 0644] blob
llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp diff | blob | history
Domain: System / Toolchain;