ARM: sunxi: h3-h5: Add PLL_PERIPH0 clock to the R_CCU
authorChen-Yu Tsai <wens@csie.org>
Wed, 31 May 2017 07:58:22 +0000 (15:58 +0800)
committerChen-Yu Tsai <wens@csie.org>
Sat, 3 Jun 2017 02:04:48 +0000 (10:04 +0800)
commit77125a701adb21bfc03a2af211f472f8b490a084
tree1c7dd20d2c1ab0871237e61dbc47a02e8fb62af6
parent623d8c095cb3351564d4dd8e3b449163a07cbd47
ARM: sunxi: h3-h5: Add PLL_PERIPH0 clock to the R_CCU

The AR100 clock within the R_CCU (PRCM) has the PLL_PERIPH0 as one of
its parents.

This adds the reference in the device tree describing this relationship.
This patch uses a raw number for the clock index to ease merging by
avoiding cross tree dependencies.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
arch/arm/boot/dts/sunxi-h3-h5.dtsi