projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cdbfaf6) | patch
ARM: dts: Renesas R9A06G032 base device tree file
authorMichel Pollet <michel.pollet@bp.renesas.com>
Thu, 14 Jun 2018 10:56:32 +0000 (11:56 +0100)
committerSimon Horman <horms+renesas@verge.net.au>
Mon, 23 Jul 2018 11:33:03 +0000 (13:33 +0200)
commit769d7248a7aae5dace1c5c776c98b352d3d93617
tree3b7ab89038f3aa0155196b19c2f80aae3742903btree | snapshot
parentcdbfaf640a23334a7bd2d8a8689051711a4e23c2commit | diff
ARM: dts: Renesas R9A06G032 base device tree file

This adds the Renesas R9A06G032 bare bone support.

This currently only handles the SYSCTRL block note,
generic parts (gic, architected timer) and a UART.

Signed-off-by: Michel Pollet <michel.pollet@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
[simon: updated MAINTAINERS file
[simon: do not use r9a06g032-sysctrl.h as it is not in the renesas tree yet]
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
MAINTAINERS diff | blob | history
arch/arm/boot/dts/r9a06g032.dtsi [new file with mode: 0644] blob
Domain: System / Kernel;