projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7a5d79d) | patch
GlobalISel: Verify G_BITCAST changes the type
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Tue, 9 Jun 2020 01:32:39 +0000 (21:32 -0400)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Wed, 8 Jul 2020 21:16:27 +0000 (17:16 -0400)
commit74a148ad39ab32317948a2d6291264acd84bfa00
tree3bfb5c36b12aa98147f7560ce24c860d4025d451tree | snapshot
parent7a5d79de9511e3e84aad2adb327b27c9069703eacommit | diff
GlobalISel: Verify G_BITCAST changes the type

Updated the AArch64 tests the best I could with my vague, inferred
understanding of AArch64 register banks. As far as I can tell, there
is only one 32-bit/64-bit type which will use the gpr register bank,
so we have to use the fpr bank for the other operand.
llvm/lib/CodeGen/MachineVerifier.cpp diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/legalize-simple.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/select-bitcast.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/select-redundant-zext.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-bitcast.mir diff | blob | history
llvm/test/MachineVerifier/test_g_bitcast.mir diff | blob | history
Domain: System / Toolchain;