review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Michael Liao <michael.liao@intel.com>
	Thu, 8 Nov 2012 07:28:54 +0000 (07:28 +0000)
committer	Michael Liao <michael.liao@intel.com>
	Thu, 8 Nov 2012 07:28:54 +0000 (07:28 +0000)
commit	73cffddb957d92a675d67821da72aaa423306681
tree	7396a6b62434260b78961684e84aa7b17ddc8f1b	tree \| snapshot
parent	c3bd9f5c50814e930bc150ca3f6754919ac18d96	commit \| diff

Add support of RTM from TSX extension

- Add RTM code generation support throught 3 X86 intrinsics:
xbegin()/xend() to start/end a transaction region, and xabort() to abort a
tranaction region

llvm-svn: 167573

15 files changed:

llvm/include/llvm/IntrinsicsX86.td		diff \| blob \| history
llvm/lib/Target/X86/AsmParser/X86AsmLexer.cpp		diff \| blob \| history
llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h		diff \| blob \| history
llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp		diff \| blob \| history
llvm/lib/Target/X86/X86.td		diff \| blob \| history
llvm/lib/Target/X86/X86ISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/X86/X86ISelLowering.h		diff \| blob \| history
llvm/lib/Target/X86/X86InstrFormats.td		diff \| blob \| history
llvm/lib/Target/X86/X86InstrInfo.td		diff \| blob \| history
llvm/lib/Target/X86/X86InstrTSX.td	[new file with mode: 0644]	blob
llvm/lib/Target/X86/X86Subtarget.cpp		diff \| blob \| history
llvm/lib/Target/X86/X86Subtarget.h		diff \| blob \| history
llvm/test/CodeGen/X86/rtm.ll	[new file with mode: 0644]	blob
llvm/test/MC/X86/x86_64-rtm-encoding.s	[new file with mode: 0644]	blob
llvm/utils/TableGen/X86RecognizableInstr.cpp		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom