i915: only use tiled blits on 965+
authorJesse Barnes <jbarnes@hobbes.(none)>
Tue, 1 Jul 2008 19:25:16 +0000 (12:25 -0700)
committerJesse Barnes <jbarnes@virtuousgeek.org>
Tue, 1 Jul 2008 19:25:16 +0000 (12:25 -0700)
commit727d4f1d1667e43b3558bd5f6ed6dc2cd9c29401
tree73e01f2b4b4c61df48678a6746c8525004e8bbb7
parente935925cd733fffef44b3e3210a875b57b3812e9
i915: only use tiled blits on 965+

When scheduled swaps occur, we need to blit between front & back buffers.  If
the buffers are tiled, we need to set the appropriate XY_SRC_COPY tile bit, but
only on 965 chips, since it will cause corruption on pre-965 (e.g. 945).

Bug reported by and fix tested by Tomas Janousek <tomi@nomi.cz>.

Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
linux-core/i915_irq.c [changed from symlink to file mode: 0644]