gpu: ipu-v3: Fix i.MX51 CSI control registers offset
authorAlexander Shiyan <shc_work@mail.ru>
Thu, 20 Dec 2018 08:06:38 +0000 (11:06 +0300)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Sat, 23 Mar 2019 12:19:41 +0000 (13:19 +0100)
commit70522827d6e1be2b86b4a990cdbb96b26f3103b5
treefd0d22c5b4cdba69c8abac63ae0b40b2a77fcb45
parent38605cc68bc66f86d163d06ab0d70037a43b001e
gpu: ipu-v3: Fix i.MX51 CSI control registers offset

[ Upstream commit 2c0408dd0d8906b26fe8023889af7adf5e68b2c2 ]

The CSI0/CSI1 registers offset is at +0xe030000/+0xe038000 relative
to the control module registers on IPUv3EX.
This patch fixes wrong values for i.MX51 CSI0/CSI1.

Fixes: 2ffd48f2e7 ("gpu: ipu-v3: Add Camera Sensor Interface unit")
Signed-off-by: Alexander Shiyan <shc_work@mail.ru>
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Sasha Levin <sashal@kernel.org>
drivers/gpu/ipu-v3/ipu-common.c