projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cdfcf8e) | patch
[X86] Fix the SchedRW for intrinsic register form of SQRT/RCP/RSQRT.
authorCraig Topper <craig.topper@intel.com>
Mon, 26 Mar 2018 05:05:12 +0000 (05:05 +0000)
committerCraig Topper <craig.topper@intel.com>
Mon, 26 Mar 2018 05:05:12 +0000 (05:05 +0000)
commit6f28d3c954e31c48d6c67950acc24380d92ea843
treeff715b4cef21bbb9b5e9048f3685623cd55bd171tree | snapshot
parentcdfcf8ecda8065fda495d73ed16277668b3b56dccommit | diff
[X86] Fix the SchedRW for intrinsic register form of SQRT/RCP/RSQRT.

llvm-svn: 328474
llvm/lib/Target/X86/X86InstrSSE.td diff | blob | history
llvm/test/CodeGen/X86/sse-schedule.ll diff | blob | history
llvm/test/CodeGen/X86/sse2-schedule.ll diff | blob | history
Domain: System / Toolchain;