projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1387a13) | patch
[SME2][AArch64] Add multi-vector rounding shift left intrinsics
authorKerry McLaughlin <kerry.mclaughlin@arm.com>
Thu, 23 Feb 2023 13:47:45 +0000 (13:47 +0000)
committerKerry McLaughlin <kerry.mclaughlin@arm.com>
Thu, 23 Feb 2023 14:33:33 +0000 (14:33 +0000)
commit6c82d16d6092302c0d90ccb672a6ceba0b4a84d2
treeb6976ab8030bd6fc08b4700edc433eb9a1dd557etree | snapshot
parent1387a13e1d0bac94457626ef3e7427c84caf6e65commit | diff
[SME2][AArch64] Add multi-vector rounding shift left intrinsics

Adds intrinsics for the following SME2 instructions:
 - srshl (single, 2 & 4 vector)
 - srshl (multi, 2 & 4 vector)
 - urshl (single, 2 & 4 vector)
 - urshl (multi, 2 & 4 vector)

NOTE: These intrinsics are still in development and are subject to future changes.

Reviewed By: david-arm

Differential Revision: https://reviews.llvm.org/D144118
llvm/include/llvm/IR/IntrinsicsAArch64.td diff | blob | history
llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp diff | blob | history
llvm/test/CodeGen/AArch64/sme2-intrinsics-rshl.ll [new file with mode: 0644] blob
Domain: System / Toolchain;