projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b25f985) | patch
[mips] Add a 'generic' Mips CPU
authorMiloš Stojanović <Milos.Stojanovic@rt-rk.com>
Thu, 21 Nov 2019 14:17:21 +0000 (15:17 +0100)
committerMiloš Stojanović <Milos.Stojanovic@rt-rk.com>
Thu, 21 Nov 2019 14:17:21 +0000 (15:17 +0100)
commit6ba5cbf3ea2315acf1b7f1c39c6fec6cca5560ca
tree95c20ff071ecf3204b1531c5d7d62d68601016cbtree | snapshot
parentb25f985848767f36dcdcbac213ddb03bcdab617acommit | diff
[mips] Add a 'generic' Mips CPU

Having a generic CPU removes a warning when creating a subtarget without
the CPU being explicitly specified.

Differential Revision: https://reviews.llvm.org/D70490
llvm/lib/Target/Mips/Mips.td diff | blob | history
llvm/test/CodeGen/Mips/cpus.ll diff | blob | history
Domain: System / Toolchain;