projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 25ff302) | patch
[RISCV] Use LLVMScalarOrSameVectorWidth to make avoid needing to mention the index...
authorCraig Topper <craig.topper@sifive.com>
Fri, 5 Feb 2021 04:26:45 +0000 (20:26 -0800)
committerCraig Topper <craig.topper@sifive.com>
Fri, 5 Feb 2021 04:26:45 +0000 (20:26 -0800)
commit6b280ce34c13d78c951f381346ff6f73c34e5d28
tree2b9fdc79993c40e4a823f21e84e88314ab7a3a4atree | snapshot
parent25ff302a79f1c27ad03894e74da096ecdbe4176acommit | diff
[RISCV] Use LLVMScalarOrSameVectorWidth to make avoid needing to mention the index type for vrgatherei16 intrinsics.

Add .vv to the intrinsic name to be consistent with D95979.

Reviewed By: khchen

Differential Revision: https://reviews.llvm.org/D95981
llvm/include/llvm/IR/IntrinsicsRISCV.td diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td diff | blob | history
llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll diff | blob | history
Domain: System / Toolchain;