projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e415e4d) | patch
ARM: dts: dra7: fix cpsw mdio fck clock
authorGrygorii Strashko <grygorii.strashko@ti.com>
Mon, 18 Nov 2019 12:20:16 +0000 (14:20 +0200)
committerTony Lindgren <tony@atomide.com>
Wed, 20 Nov 2019 17:42:33 +0000 (09:42 -0800)
commit6af0a549c25e0d02366aa95507bfe3cad2f7b68b
tree6d6f56161a8d6bc9cd08cbbbbc8e0328d2864ab1tree | snapshot
parente415e4d2d506ce64ea540b4552654d1be0680a52commit | diff
ARM: dts: dra7: fix cpsw mdio fck clock

The DRA7 CPSW MDIO functional clock (gmac_clkctrl DRA7_GMAC_GMAC_CLKCTRL 0)
is specified incorrectly, which is caused incorrect MDIO bus clock
configuration MDCLK. The correct CPSW MDIO functional clock is
gmac_main_clk (125MHz), which is the same as CPSW fck. Hence fix it.

Fixes: 1faa415c9c6e ("ARM: dts: Add fck for cpsw mdio for omap variants")
Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
arch/arm/boot/dts/dra7-l4.dtsi diff | blob | history
Domain: System / Kernel;