projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3c87d7c) | patch
gpio: ftgpio010: Fix some more registers
authorLinus Walleij <linus.walleij@linaro.org>
Mon, 12 Feb 2018 21:40:23 +0000 (22:40 +0100)
committerLinus Walleij <linus.walleij@linaro.org>
Tue, 13 Feb 2018 07:17:45 +0000 (08:17 +0100)
commit69a87f290b46228c2ff1cc942326a90c468a2a68
tree03be5e58ef91c375436c590e27a19fccb317ae83tree | snapshot
parent3c87d7c874b2119c1cff4eee5586b9a6bc0b7fe9commit | diff
gpio: ftgpio010: Fix some more registers

There is a register for "bypass" which seems to not be
used for anything in some silicon designs, but may be used
in others, and there is both a raw and masked interrupt
status register.

Define them all for clarity, no semantic changes.

Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
drivers/gpio/gpio-ftgpio010.c diff | blob | history
Domain: System / Kernel;