projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d34315e) | patch
[AsmPrinter] Fix bit pattern for i1 vectors.
authorEli Friedman <efriedma@quicinc.com>
Wed, 6 Jul 2022 19:56:47 +0000 (12:56 -0700)
committerEli Friedman <efriedma@quicinc.com>
Wed, 6 Jul 2022 19:56:47 +0000 (12:56 -0700)
commit696f53665dc561ec56102bd11a000c7e7a6f3561
treef1b467d1a16444d105392156b5a1927e59f042fctree | snapshot
parentd34315e71adf2d460770a7d1f8b916c4ff4f9ccdcommit | diff
[AsmPrinter] Fix bit pattern for i1 vectors.

Vectors are defined to be tightly packed, regardless of the element
type.  The AsmPrinter didn't realize this, and was allocating extra
padding.

Fixes https://github.com/llvm/llvm-project/issues/49286
Fixes https://github.com/llvm/llvm-project/issues/53246
Fixes https://github.com/llvm/llvm-project/issues/55522

Differential Revision: https://reviews.llvm.org/D129164
llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp diff | blob | history
llvm/test/CodeGen/AArch64/vector-global-i1.ll [new file with mode: 0644] blob
Domain: System / Toolchain;