projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c5d4bc7) | patch
[Thumb2] RFE, SRS and "SUBS pc, lr" are undefined on v7M
authorOliver Stannard <oliver.stannard@arm.com>
Mon, 20 Oct 2014 15:37:35 +0000 (15:37 +0000)
committerOliver Stannard <oliver.stannard@arm.com>
Mon, 20 Oct 2014 15:37:35 +0000 (15:37 +0000)
commit6672f37ed2b3b1ab1bfc4f85619e454578481f39
tree859d47379f1166e64f73b071cdf50682cb0ae97btree | snapshot
parentc5d4bc7581486a204f34f326d259de3b049f7185commit | diff
[Thumb2] RFE, SRS and "SUBS pc, lr" are undefined on v7M

These instructions are related to the v7[AR] exception model, and are
not defined on v7M.

llvm-svn: 220204
llvm/lib/Target/ARM/ARMInstrThumb2.td diff | blob | history
llvm/test/MC/ARM/thumb2-exception-return-mclass.s [new file with mode: 0644] blob
Domain: System / Toolchain;