projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8826970) | patch
Add test cases for Mips mthc1/mfhc1 instructions. Add check for odd value of register...
authorVladimir Medic <Vladimir.Medic@imgtec.com>
Tue, 10 Sep 2013 09:50:01 +0000 (09:50 +0000)
committerVladimir Medic <Vladimir.Medic@imgtec.com>
Tue, 10 Sep 2013 09:50:01 +0000 (09:50 +0000)
commit65cd57445e7336ce956921cc76b0b0f6ee755099
tree808379bc07bf3c8d8c87e705a56e19dbb19c2387tree | snapshot
parent8826970632e56a65940a1ed055ab1ee07a3c7d7ecommit | diff
Add test cases for Mips mthc1/mfhc1 instructions. Add check for odd value of register when PFU is 32 bit.

llvm-svn: 190397
llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp diff | blob | history
llvm/test/MC/Mips/mips-fpu-instructions.s diff | blob | history
Domain: System / Toolchain;