projects / platform / upstream / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9a3d496) | patch
anv: put correct number of BT prefetch for compute on XeHP+
authorLionel Landwerlin <lionel.g.landwerlin@intel.com>
Wed, 7 Apr 2021 19:19:21 +0000 (22:19 +0300)
committerMarge Bot <eric+marge@anholt.net>
Thu, 8 Apr 2021 09:17:35 +0000 (09:17 +0000)
commit655251ad308f7f65578d91dcd0d0f9b4c1148584
tree93691c7dfc954bbb19ac961b00eb740880d38690tree | snapshot
parent9a3d4963981e969ce0480140062adc91cd44b90bcommit | diff
anv: put correct number of BT prefetch for compute on XeHP+

Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
Reviewed-by: Sagar Ghuge <sagar.ghuge@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/10084>
src/intel/vulkan/genX_cmd_buffer.c diff | blob | history
Domain: Graphics System / GL;