projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c89c31a) | patch
[RISCV] Make 'c.addi x0, imm' an alias for 'c.nop imm'.
authorCraig Topper <craig.topper@sifive.com>
Mon, 6 Feb 2023 15:11:10 +0000 (07:11 -0800)
committerCraig Topper <craig.topper@sifive.com>
Mon, 6 Feb 2023 15:25:56 +0000 (07:25 -0800)
commit638abc270db27a1709890fcdca394bad26f9432b
tree7eca1a655b86f1b73c4cce9363f2b145be11a6d3tree | snapshot
parentc89c31a2306e07662f1e711a4bc84de1060e0defcommit | diff
[RISCV] Make 'c.addi x0, imm' an alias for 'c.nop imm'.

Instead of making it an AsmParserOnly instruction, make it an alias.
This makes printing consistent with disassembly.

Reviewed By: luismarques

Differential Revision: https://reviews.llvm.org/D143362
llvm/lib/Target/RISCV/RISCVInstrInfoC.td diff | blob | history
llvm/test/MC/RISCV/rvc-hints-valid.s diff | blob | history
Domain: System / Toolchain;